Santa Cruz, Calif. – The EDA industry is risking “disaster” with two separate and incompatible versions of Verilog unless the Accellera standards organization quickly hands over SystemVerilog 3.1 to ...

Warning of possible industry “havoc,” Cadence Design Systems has sounded the alarm about possible incompatibility between System Verilog 3.1 and IEEE 1364 standard Verilog. Cadence's motives are ...

Imperas brings together Peter Flake, Simon Davidmann, and Phil Moorby to discuss their involvement in the creation of Verilog and SystemVerilog.